View TLE7230R_4957692.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Data Sheet TLE 7230R
Smart Octal Low-Side Switch
Features Product Summary Protection Supply voltage Overload, short circuit Overtemperature Drain source clamping voltage Overvoltage On resistance Low Quiescent Current< 10A 16 bit SPI (for Daisychain) Direct Parallel Control of Four Channels PWM input (demux) Parallel Inputs High or Low Active Programmable Programmable functions Boolean operation Overload behavior Overtemperature behavior Switching time General Fault Flag Digital Ports Compatible to 5V and 3,3 V Micro Controllers Electrostatic Discharge (ESD) Protection Full reverse current capability without latch up Application * C-compatible 8-channel low-side switch * Switch for Automotive and Industrial Applications * Solenoids, Relays and Resistive Loads General description The TLE 7230 R is an Octal Low-Side Switch in Smart Power Technology (SPT) with a Serial Peripheral Interface (SPI) and eight open drain DMOS output stages. It is protected by embedded protection functions and designed for automotive and industrial applications. The output stages are controlled via an SPI Interface. Additionally, four channels can be controlled in parallel for PWM applications. These features make the TLE 7230 R particularly suitable for engine management and body systems. Detailed Block Diagram
PRG
GND VS
VS 4.5 - 5.5 V VDS(AZ)max 60 V RON 0.8
Power P-DSO 36
RESET
VS
FAULT
VDO
V BB IN1 IN2 IN3 IN4
as Ch. 1
LOGIC
Protection Functions
as Ch. 1
Output Stage
as Ch. 1
OUT1
16 SCLK SI 8
1
4 8
OUT8
CS
SO
Serial Interface SPI
Output Control Buffer
GND
V2.0
Page
1
2005-10-05
Data Sheet TLE 7230R
Power SO 36 package
Pin Description Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 Symbol GND NC NC OUT1 OUT2 IN1 IN2 VS Reset CS PRG IN3 IN4 OUT3 OUT4 NC NC GND GND NC NC OUT5 OUT6 NC VDO Fault SO SCLK SI NC NC OUT7 OUT8 NC NC GND Function Ground not connected not connected Output Channel 1 Output Channel 2 Input Channel 1 Input Channel 2 Supply Voltage Reset Chip Select Program Input Channel 3 Input Channel 4 Output Channel 3 Output Channel 4 not connected not connected Ground Ground not connected not connected Output Channel 5 Output Channel 6 not connected Supply for digital Outputs General Fault Flag Serial Data Output Serial Clock Serial Data Input not connected not connected Output Channel 7 Output Channel 8 not connected not connected Ground
Pin Configuration (Top view)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
GND NC NC Out1 Out2 IN1 IN2 VS Reset CS PRG IN3 IN4 Out3 Out4 NC NC GND
GND NC NC Out8 Out7 NC NC SI SCLK SO Fault VDO NC Out6 Out5 NC NC GND
36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19
Power- P-DSO-36
Heat Slug internally connected to ground pins
V2.0
Page
2
2005-10-05
Data Sheet TLE 7230R
Maximum Ratings for Tj = - 40C to 150C
Parameter Supply Voltage Continuous Drain Source Voltage (OUT1...OUT8) Input Voltage, All Inputs and Data Lines Operating Temperature Range Storage Temperature Range Output Current per Channel (see el. characteristics) Reverse current per channel Output Clamping Energy per channel (single pulse, triangular shape, individual switch off) ID = 0.3 A, TJ(start) = 150C ID = 0.4 A, TJ(start) = 85C Output Clamping Energy per channel (repetitive pulses, triangular shape) ID = 0.25 A, TJ(aver.) = 150C, repetitive (1 106 cycles) Maximum Battery Voltage for full short circuit protection (single pulse)4 OVL = 0 OVL = 1 Symbol VS, V VDO VDS VIN Tj Tstg ID(lim) IR EAS 50 65 EAR 15 VBAT(SC) 20 28 V mJ Values -0.3 ... + 6 48 - 0.3 ... + 6 - 40 ... + 150 - 55 ... + 150 ID(lim)min - ID(lim)min Unit V V V C A A mJ
Electrostatic Discharge Voltage (Human Body Model) according to EIA/JESD22-A114-E Output 1-8 Pins All other Pins DIN Humidity Category, DIN 40 040 IEC Climatic Category, DIN IEC 68-1
VESD VESD
2000 2000 E 40/150/56
V V
Thermal Characteristics
Parameter Thermal Resistance, Junction - Case (all channels active, 0.3W power dissipation each channel) (only one channel active, 0.5W power dissipation) Symbol Values min max --2.6 12 Unit
RthJC
K/W
V2.0
Page
3
2005-10-05
Data Sheet TLE 7230R
Electrical Characteristics
Parameter and Conditions VS = 4.5 to 5.5 V ; VVDO = 3.0 to 5.5V; Tj = - 40 C to + 150 C ; Reset = H (unless otherwise specified) 1. Power Supply, Reset Supply Voltage1 Supply Voltage Digital Output Supply Current Supply Current (reset mode) Minimum Reset Duration 2. Power Outputs ON Resistance VS = 5 V; ID = 500 mA Output Clamping Voltage Current Limit Output Leakage Current Turn-On Time ID = 0.5 A, resistive load Turn-Off Time ID = 0.5 A, resistive load 3. Digital Inputs Input Low Voltage Input High Voltage Input Voltage Hysteresis Input Pull Down/Up Current (IN1 ... IN4) PRG, Reset Pull Up Current Input Pull Down Current (SI, SCLK) Input Pull Up Current (CS) 4. Digital Outputs (SO, Fault) SO High State Output Voltage ISOH = 2 mA VVDO = 5V VVDO = 3V ISOL = 2.5 mA IFAULT = 1.6 mA VSOH
VVDO-0.4 -VVDO-0.6
Symbol
Values min
Unit typ max
VS VVDO IS Reset = L IS(reset) tReset,min TJ = 25C 2 TJ = 150C Output OFF
4.5 3.0 --10
-3 --
5.5 5.5 5 10 --
V V mA A s V A A s s
RDS(ON) VDS(AZ) ID(lim)
--48 1 ----
0.8 ---
1 1.7 60 2
VReset = L Tj =125C ; Vbb=13.5V SLE = 0 SLE = 1 SLE = 0 SLE = 1
ID(lkg) tON tOFF
--
2 15 60 15 60
VINL VINH VINHys IIN(1..4) IIN(PRG,Res) IIN(SI,SCLK) IIN(CS)
- 0.3 2.0 20 20 10 10
--100 50 50 20 20
1.0 -100 100 50 50
V V mV A A A A
V -0.4 10 0.4 V A V
SO Low State Output Voltage Fault Output Low Voltage
1
VSOL ISOlkg VFAULTL
--10 --
-0 --
Output Tristate Leakage Current, CS = H, 0 VSO VS
For VS < 4.5V the power stages are switched according the input signals and data bits or are definitely switched off. The undervoltage reset becomes active at VS = 3V (typ. value) and is specified by design. Not subject to production test. Page 4 2005-10-05
V2.0
Data Sheet TLE 7230R
Electrical Characteristics cont.
Parameter and Conditions VS = 4.5 to 5.5 V; VVDO = 3.0 to 5.5V; Tj = - 40 C to + 150 C ; Reset = H (unless otherwise specified) 5. Diagnostic Functions Open Load Detection Voltage Output Pull Down Current Fault Delay Time Overload switch off delay time Short to Ground Detection Voltage Short to Ground Detection Current Overload Threshold Current Overtemperature Shutdown Threshold Hysteresis 2
2,4
Symbol
Values min
Unit typ max
VDS(OL) IPD(OL) td(fault) Td(off) VDS(SHG) ISHG ID(OVL) 1...8 Tth(sd) Thys
VS -2.5 VS -2 50 50 10 -50 1 170 --10 -100 90 100
VS -1.3 150 200 50 -150 2 200 --
V A s s A A C K
VS -3.4 VS -3.0 VS -2.6 V
6. SPI-Timing (for VVDO = 4.5V to 5.5V) Serial Clock Frequency (depending on SO load) Serial Clock Period (1/fclk) Serial Clock High Time Serial Clock Low Time
fSCK
DC 200 50 50 250 250 20 20 -200 -------
------------
5 -------150 -100 120 150 100 140 240
MHz ns ns ns ns ns ns ns ns ns ns
tp(SCK) tSCKH tSCKL
Enable Lead Time (falling edge of CS to rising edge of CLK) tlead Enable Lag Time (falling edge of CLK to rising edge ofCS) Data Setup Time (required time SI to falling of CLK) Data Hold Time (falling edge of CLK to SI) Disable Time
2 3
tlag tSU tH tDIS tdt
Transfer Delay Time (CS high time between two accesses) Data Valid Time (for VVDO = 4.5V to 5.5V)
CL = 50 pF2 tvalid CL = 100 pF2 CL = 220 pF2 CL = 50 pF2 tvalid CL = 100 pF2 CL = 220 pF2
Data Valid Time (for VVDO = 3.0V to 3.6V)
ns
2 3
This parameter is not subject to production test. Specified by design. This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time td(fault)max = 200s. Page 5 2005-10-05
V2.0
Data Sheet TLE 7230R
Functional Description
The TLE 7230 R is an octal low-side power switch with a serial peripheral interface (SPI) for control and diagnostic feedback of the 8 power DMOS switches. The power transistors are protected4 against overload (current limitation), overtemperature and overvoltage (by active zener clamping). The diagnostic logic recognizes a fault condition which can be read out via the serial diagnostic output (SO). Output Stage Control: Parallel Control or SPI Control The Output stages can be controlled by parallel Inputs or by SPI commands. The IC can be programmed via SPI to switch the outputs according to the corresponding SPI command bit or to a combination of SPI bit and parallel input signal. The Boolean logic combination of parallel and serial signal is programmable by SPI to logic "AND" or "OR". The respective SPI data bits are active high and the parallel Inputs are active high or low according to the PRG pin (see pin description). Boolean operation: The logic combination of the parallel and the serial input signal can be configured by an SPI command for each of the 8 channels individually. Logic "AND" or logic "OR" is possible.
parallel in off off on on
serial in off on off on
Output "OR" off on on on
Output "AND" off off off on
Map able parallel input (IN 4): The parallel input 4 (IN4) can be defined via SPI command as parallel input for one or more power outputs. Depending on the Input Map Register this input can be used to control one up to eight of the parallel outputs. Default operation: IN4 is the parallel input for channel 4.
Input Map register Input buffer IN n (1..3)
Boolean register
Boolean register
Input buffer IN 4
& 1
Output Latch
Input buffer IN 4
&
Output Latch
1
Input Map register
serial controll register Channel 1 to 3
serial controll register Channel 4 to 8
Signal logic channel 1 to 3
Signal logic channel 4 to 8
Switching speed / Slew rate: The switching speed / slew rate of each individual channel can be configured by SPI for slow or fast switching speed (max. 15s or 60s). Overtemperature Behavior: Each channel has an overtemperature sensor and is individually protected against overtemperature. As soon as an overtemperature event occurs, the channel is immediately turned off and the overtemperature information is reported by diagnosis. In this case, there are two different behaviors of the affected channel that can be selected by SPI (for all channels individually). * Auto restart: as long as the input signal of the channel remains on (e.g. parallel input high) the channel turns automatically on again after cooling down. * Latching: In the event of an overtemperature shutdown, the channel stays off until the overtemperature latch is reset by a new LaH transition of the input signal.
4
The integrated protection functions help to prevent damage to the device under fault conditions and may not be used in normal operation or permanently. V2.0 Page 6 2005-10-05
Data Sheet TLE 7230R
Note: The overtemperature sensors of the output channels are only active if the channel is turned on. Low Quiescent Current Mode (Sleep Mode) : By applying a low signal at the Reset Pin, the device can be set to sleep mode. In this mode, all outputs are turned off, diagnosis and biasing are disabled, the diagnosis and the on/off register are reset and the current consumption is drastically reduced (<10A). Once the reset signal returns to high, all outputs except for those controlled by parallel inputs remain off. Overload Protection: The IC can be programmed to react in different ways to overload. * Only Current limit: The IC actively limits the current to the specified current limit value. If the current limitation is active for longer than the fault filtering time, a fault is reported and stored in the Fault register. Unless the channel reaches the overtemperature shutdown threshold, the channel is not shutdown. * Current limit + shutdown: The IC actively limits the current to the specified current limit value. If this current limit is active for more than the specified Overload switch off delay time the affected channel is turned off and the fault is reported and stored in the fault register. To turn on the channel again this overload latch must be reset with a La H transition of the input signal (parallel /SPI depending on the programmed operation).
Pin description:
OUTPUT 1 to 8 - Drain pins of the 8 channels. Output pins to connect to loads. GND - Ground pins. IN 1 to 3 - Parallel Input Pins of the channels 1 to 3 IN 4 - Mapable parallel Input Pin. Can be assigned to different outputs by SPI command. Default Output is OUT4
PRG - Program pin.
PRG = High (VS): Parallel inputs 1 to 4 are high active PRG = Low (GND): Parallel inputs 1 to 4 are low active. If the parallel input pins are not connected (independent of high or low activity) it is guaranteed that the channels 1 to 4 are switched OFF. PRG pin itself is internally pulled up when not connected. Reset - If the reset pin is in a logic low state, it clears the SPI shift register and switches all outputs OFF. An internal pull-up structure is provided on chip. Fault - There is a general fault pin (open drain) which shows a high to low transition as soon as an error occurs at any one of the eight channels. This fault indication can be used to generate a C interrupt. Therefore a `diagnosis' interrupt routine need only be called after this fault indication. This saves processor time compared to a cyclic reading of the SO information.
VDO - Supply pin of the Signal Output (SO) pin of the SPI interface . This pin can be used to vary the high-state output voltage of the SO pin. Vs - Logic supply pin. This pin is used to supply the integrated circuitry.
V2.0
Page
7
2005-10-05
Data Sheet TLE 7230R
CS - Chip Select of the Serial Peripheral Interface SO - Signal Output of the Serial Peripheral Interface SI - Signal Input of the Serial Peripheral Interface. The pin has an internal pull down structure. SCLK - Clock Input of the Serial Peripheral Interface. The pin has an internal pull down structure
SPI
The SPI is a Serial Peripheral Interface with 4 digital pins and a 16 bit shift register. The SPI is used to configure and program the device, turn on and off channels and to read detailed diagnostic information.
CS SCLK SI SO
SPI
SPI Signal Description:
CS - Chip Select. The system microcontroller selects the TLE 7230 R by means of the CS pin. Whenever the pin is in a logic low state, data can be exchanged between the C and TLE 7230 R. CS = H: Any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. CS = HaL: * diagnostic information is transferred from the diagnosis register into the SPI shift register. (in sleep mode no transfer of diagnostic information) * serial input data can be clocked into the SPI shift register from then on * SO changes from high impedance state to logic high or low state corresponding to the SO bits
LSB
MSB
internal logic registers
CS SI Serial input data MSB first SO
16 bit SPI shift register
CS
Serial output (diagnosis) MSB data first
diagnosis register
LSB MSB
CS = L: SPI functions as a shift register. With each clock signal at the SCLK pin the state of the SI is read into the SPI shift-register (falling clock edge) and one diagnosis bit is written out of SO (rising edge). CS = LaH: * transfer of SI bits from SPI shift register into the internal logic registers sent command is valid * reset of diagnosis register if sent command is valid To avoid any false clocking the serial clock input pin SCLK should be logic low state during high to low transition of CS. The SPI of the TLE 7230 R has an integrated modulo 8 counter. If the number of clock signals is not an integer multiple of 8 the SPI will not accept the data in the shift register and the fault register will not be reset. SCLK - Serial Clock. The serial clock pin clocks the internal SPI shift register of the TLE 7230 R. The serial input (SI) accepts data into the input SPI shift register on the falling edge while the serial output (SO) shifts diagnostic information out of the SPI shift register on the rising edge of serial clock. It is essential that the SCLK pin is in a logic low state whenever chip select (CS) makes any transition.
V2.0
Page
8
2005-10-05
Data Sheet TLE 7230R
SI - Serial Input. Serial data bits are shifted in at this pin, the most significant bit (MSB) first. SI information is read in on the falling edge. Input data is latched in the SPI shift register and then transferred to the internal registers of the logic. The input data consist of 16 bit, made up of x control bits and y data bits. The control bits are used address the desired SPI register and the data bits are used to program in user-specified settings. SO - Serial Output. Diagnostic data bits are shifted out serially at this pin, the most significant bit (MSB) first. SO is in a high impedance state until the CS pin goes to a logic low state. New diagnostic data will appear at the SO pin following the rising edge.
SPI Control and Commands:
MSB SI: SO: SO: 14 13 x 12 x 11 x Ch 6 10 9 ADDR Ch 5 Ch 4 Ch 3 DATA 8 7 6 5 4 DATA Ch 2 Ch 1 3 2 1 LSB
CMD
SO standard diagnosis Ch 8 Ch 7
SO after read command in previous frame 0 1 0 0 0 ADDR
CMD
Command: 0 0 : Diagnosis Only : Reads out the diagnosis register. This command has no other influence on the device. 0 1 : Read register : With the next SO data frame the content of the addressed register will be sent. 1 0 : Reset Registers: Resets back all internal registers. Logic registers to default and Fault registers to no error. 1 1 : Write register : The data of the SI word will be written to the addressed register. No valid Commands: If the first 8 bit of the SI word contains an invalid command, it will not result in any reaction by the TLE 7230 R (register value change, switching channels, ...). Additionally an LaH of Chip Select (CS) will not reset the diagnosis register.
ADDR
Address: Pointer to register for read and write command Data: Data written to or read from register selected by address ADDR Standard diagnosis for channel x: For details see "SPI Diagnostics"
DATA
Ch x
V2.0
Page
9
2005-10-05
Data Sheet TLE 7230R
Register Description:
Name MAP BOL OVL OVT SLE STA CTL Nr. 1 2 3 4 5 6 7 7 Ch8 Ch8 Ch8 Ch8 Ch8 OUT8 Ch8 6 Ch7 Ch7 Ch7 Ch7 Ch7 OUT7 Ch7 5 Ch6 Ch6 Ch6 Ch6 Ch6 OUT6 Ch6 4 Ch5 Ch5 Ch5 Ch5 Ch5 OUT5 Ch5 3 Ch4 Ch4 Ch4 Ch4 Ch4 OUT4 Ch4 2 Ch3 Ch3 Ch3 Ch3 Ch3 OUT3 Ch3 1 Ch2 Ch2 Ch2 Ch2 Ch2 OUT2 Ch2 0 Ch1 Ch1 Ch1 Ch1 Ch1 OUT1 Ch1 ADDR 001 010 011 100 101 110 111 default 08H 00H 00H 00H 00H 00H 00H
Input Mapping Register (MAP) Defines to which outputs the input IN4 is assigned (can be one up to all) 0.. No connection to IN4 1.. Output can be controlled with IN4 pin Boolean operation Register (BOL) The logic operation for serial and parallel control signal can be individually defined for each channel. 0.. Logic "OR" 1.. Logic "AND" Overload Behavior Register (OVL) The overload behavior of individual channels can be defined. 0.. Current limit without shutdown of the channel 1.. Current limit with latching overload shutdown of the channel Overtemperature Behavior Register (OVT) The overtemperature behavior of individual channels can be defined 0.. Auto restart after cooling down 1.. Latching shutdown on overtemperature Switching Speed / Slew Rate Register (SLE) The switching speed of individual channels can be defined. 0.. fast (10s) 1.. slow (50s) Output State Register (STA) Reads back the state of the output (this register is read-only) 0: DMOS off 1: DMOS on Serial Output Control Register (CTL) Sets the serial control bits for switching of output stages. 0: Output off 1: Output on
V2.0
Page
10
2005-10-05
Data Sheet TLE 7230R
SPI Diagnostics:
As soon as a fault occurs for longer than the fault filtering time, the fault information is latched into the diagnosis register (the Fault pin will also change from high to low state). A new error on the same channel will overwrite the old error report. Serial data out pin (SO) is in high impedance state when CS is high. If CS receives a LOW signal, all diagnosis bits can be shifted out serially. If the sent command is valid the rising edge of CS will reset all diagnosis registers and restart the fault filtering time. In case of an invalid command the device will ignore the data bits and the diagnosis register will not be reset at the rising CS edge. Figure 1: Two bits per channel diagnostic feedback
Diagnostic Serial Data Out SO
MSB 15 3 2 1 LSB 0
Ch. 8
Ch.2
C h.1
HH HL LH LL
N o r m a l function Overload , Shorted Load or Overtemperature O p e n Load (off) Short to GND
For Full Diagnosis there are two dedicated diagnostic bits per channel, as shown in Figure 1. Normal function: The bit combination HH indicates that there is no fault condition, i.e. normal function. Overload, Shorted Load or Overtemperature: HL is set if the current limitation becomes active, i.e. in the event of an overload or short to supply event. Additionally, this bit combination is set in the event of overtemperature of the corresponding channel. Open load: LH is set if an open load is detected (in off state of the channel) Short to GND: LL is set if a short to ground condition is detected (in off state)
Timing Figures
Figure 5: Power Outputs
VIN
t
VDS 80% 20%
tON
tOFF
t
V2.0
Page
11
2005-10-05
Data Sheet TLE 7230R
Figure 6: Serial Interface Timing Diagram
CS
0.7VS
0.2 VS tSCKH tlead tlag
0.7VS 0.2VS
tdt
SCLK
t SCKL tSU tH
0.7VS 0.2V S
SI
Figure 7: Input Timing Diagram
0.7 V S
SCLK tvalid
CS
0.2 V S
tDis SO
0.2 V VDO 0.7 V VDO
SO
SO
0.7 V VDO 0.2 V VDO
SO Valid Time Waveforms
Enable and Disable Time Waveforms
V2.0
Page
12
2005-10-05
Data Sheet TLE 7230R
(all dimensions in mm)
P-DSO 36-16
TLE 7230 R
Ordering Code
SP000067170
V2.0
Page
13
2005-10-05
Data Sheet TLE 7230R
Edition 2004-06-08 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 Munchen, Germany (c) Infineon Technologies AG 2004. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
V2.0
Page
14
2005-10-05

▲Up To Search▲

Price & Availability of TLE7230R

	To Download TLE7230R Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .